



CHARACTERISTICS OF SEMI-CONDUCTOR DIODE AIM:

To obtain the volt-ampere characteristics of the semi-conductor diode.

EQUIPMENTS REQUIRED:

DC voltage source Potential divider (1000Ω, 1.2A) Milli ammeter (0 - 50mA) Voltmeter (0 - 30V) Diode (IN 4007)

- 1 No. - 1 No. - 1 No. - 1 No.

- 1 No.

THEORY :

Diode is a 2 layer uni-directional semi-conductor device. It has 2 terminals. i.e anode(A) and cathode (K). It will conduct only in the forward bias and not in reverse bias. This means that it provides very low resistance in the forward bias and a very high resistance in the reverse bias. It is used in the rectifier circuit for converting AC to DC.

PROCEDURE:

(a) Forward Bias:

- (i) Connections are given as per the circuit diagram shown in Figure.1.
- (ii) By varying the potential divider from zero to maximum, corresponding voltmeter and ammeter readings are noted.
- (iii) The above readings are tabulated and a graph is drawn with anode cathode voltage (V_{AK}) along X-axis and current (I_{AK}) along Y-axis.
- (iv) Find D.C forward resistance and A.C forward resistance as explained in the model graph.

(b) Reverse Bias:

(i) Connections are given as per the circuit diagram shown in Figure.2.

(ii) By varying the potential divider from zero to maximum, corresponding voltmeter and ammeter readings are noted.

PRECAUTION:

- (i) The potential divider should be kept at minimum potential position at the time of starting the experiment.
- (ii) The junction diode should be connected with proper polarity.
- (iii) Do not give connections when supply is switched ON.
- (iv) Power supply should be switched ON only when the connections in the circuit are satisfied.

TABULATION:







CHARACTERISTICS OF ZENER DIODE

AIM:

To obtain the Volt-ampere characteristics of Zener diode.

SPECIFICATIONS:

Nominal Zener voltage at I_Z Test current I_Z Max. Dynamic impedance at I_Z Max. Leakage current at V_{ZR} Leakage current test voltage V_{ZR} Typical temp. Coefficient 6.2 Volts 20 mA 12 ohms 10 µA

3 Volt

<u>+</u> 0.03

-

COMPONENTS REQUIRED:

- (i) 30 Volts DC power supply.
- (ii) 3900 ohms, 0.3 amp potential divider.
- (iii) 0 50 mA, mc ammeter.
- (iv) 0 -3 volts, mc voltmeter.
- (v) 0 10 volts, mc voltmeter
- (vi) Zener diode FZ 6.2V.
- (vii) 1.5 kohm, 1/2 watt resistor.

THEORY:

Zener diode is a two layer bilateral semiconductor device. It is also called as a voltagereference, voltage regulator or breakdown diode. It consists of a PN junction and it is mainly operated in the reverse breakdown region. The break down voltage of a zener diode is set by carefully controlling the doping level during manufacture. It is having two terminals named anode(A) and cathode (K).

APPLICATIONS:

(i)

Zener diode has a number of applications, yet the following applications are important.

- As a voltage regulator.
- (in) As a fixed reference voltage in transistor biasing circuits.
- (iii) As peak clippers or limiters in wave shaping circuits.
- (iv) For meter protection against damage.

TABULAR COLUMN:

Forward Zener voltageV _{ZF} in volts Forward Zener current I _{ZF} in mA Reverse Zener voltage V _{ZR} in Volts Reverse Zener current I _{ZR} in mA
M.S. M.S.

PROCEDURE:

- (i) Give connections as per the circuit diagram.
- (ii) Vary the potential divider in steps and note down the corresponding voltmeter and ammeter readings.
- (iii) Same procedure is repeated by reverse biasing the zener diode.
- (iv) Tabulate the readings and obtain the volt-ampere characteristics with voltmeter readings along X-axis and ammeter readings along Y-axis.

PRECAUTIONS:

- (i) The potential divider should be kept at minimum potential position.
- (ii) Zener diode should be connected with proper polarity.

CHARACTERISTICS OF A TRANSISTOR

AIM:

To determine the (i) Input characteristics and (ii) Output characteristics of the given transistor in common emitter configuration.

APPARATUS REQUIRED:

D.C Voltmeter (0-10V), (0-1V) D.C Ammeter (0-100mA)&(0-100µA) Rheostat of 3600 ohms and 0.3A Transistor SL 100 (NPN Transistor)

THEORY:

Input characteristics:

Figure.1 shows a transistor in common emitter configuration. From Figure.1 it is clear that I_B & V_{BE} are the input quantities and I_C & V_{CE} are the output quantities. Study of input quantities keeping V_{CE} as constant gives input characteristics.

Output characteristics:

Study of output quantities keeping I_B as constant gives output characteristics.

PROCEDURE:

Input characteristics:

- 1. Give the connection as shown in Figure.1
- 2. Voltage between collector and emitter is fixed say at 1V by varying Rheostat V_{BE} is changed and corresponding I_B is noted
- 3. Collector to emitter voltage V_{CE} is fixed at say 2V, 3V etc and the above procedure is repeated
 - A graph between V_{BE} & I_B is drawn for various values of V_{CE} .

Output Characteristics:

- Give the connection as shown in Figure.2
- . The base current is kept at a value say $25\mu A$ with the help of the rheostat. The variation of collector current is noted by varying the collector voltage.
- 3. Repeat the above procedure for $I_B = 50\mu A \& I = 75\mu A$.
- 4. A graph between V_{CE} & I_C is drawn for various values of I_B .

FIXED IC VOLTAGE REGULATOR

– 1 No.

– 1 No.

-4 Nos.

- 1No.

- 1No.

– 1 No.

– 1 No.

No.

AIM:

To construct a Fixed IC voltage regulator for Fixed voltage

COMPONENTS REQUIRED:

Auto Transformer 1 ϕ , 230V/270V Step down Transformer 1 ϕ , 230V/15V Diodes (BY 127) IC – 7805 Capacitor 1000 μ F, 0.1 μ F Milli ammeter (0 - 100mA) Voltmeter (0 - 40V) Rheostat 3.6K Ω , 0.3A

SPECIFICATIONS OF IC 7805:

Output Voltage – 5V DC Max. Input Voltage – 35V DC Max. Output Current – 1A IC 7805 is available in TO -220 plastic package

THEORY:

The 7800 series consist of three terminal positive voltage regulators with seven voltage options.

ГҮРЕ	OUTPUT VOLTAGE	MAX INPUT VOLTAGE
7805	5.0	35V
7806	6.0	35V
7808	8.0	35V
7812	12.0	35V
7815	15.0	35V
7818	18.0	35V
7824	24.0	40V

IC 7805 provides a constant output voltage of 5 volts for line and load variations. The proper operation requires a common ground between input and output voltage. In addition the difference between input and output voltages (Vin \sim Vo) called DROPOUT voltage must be typically 2V. The capacitor C_i filters out the effect of stray inductance in the input wires and is required if the regulators are located at appreciable distance from a power supply. Filter capacitor C_o may be used to improve the transient response of the regulator to sudden load current changes.

PROCEDURE:

LINE VARIATION:

- 1. Give the connections as per the circuit diagram shown in Figure 2.
- 2. Now keep the unregulated input at 25V by increasing the auto transformer output voltage.
- 3. For taking the no load reading keep the SPST switch open and note down the output voltage.
- 4. Now decrease the input voltage in steps of 5V and note down the corresponding input and output voltages.

LOAD VARIATION:

- 1. Set the input voltage at pin 1 of 7805 at 25V and close the SPST switch.
- 2. Measure the output voltage for different load currents.

PRECAUTIONS

- 1. The output voltage of the auto-transformer should not exceed 230V.
- 2. The input voltage applied to IC7805 should not exceed 35V.

TO - 220 PLASTIC PACKAGE OF IC 7805

TYPICAL CIRCUIT CONNECTION FOR IC 7805

Print to PDF without this message by purchasing novaPDF (<u>http://www.novapdf.com/</u>)

Print to PDF without this message by purchasing novaPDF (<u>http://www.novapdf.com/</u>)

ANALYSIS OF DC RESISTIVE CIRCUITS

AIM :

To analyze the given DC circuit and verify Kirchoff's current law, Kirchoff's voltage law and Ohm's law experimentally.

COMPONENTS REQUIRED:

Resistor 100Ω , 200Ω	- 2Nos.
Resitor 470Ω	- 1No.
Dc power supply	- 2Nos.
Ammeter (0 -50 mA)	- 3Nos.
Voltmeter (0-10V)	- 3Nos.

KIRCHOFF'S CURRENT LAW:

The sum of the currents entering a junction is equal to the sum of the currents leaving the junction. In other words, if the current flowing towards a junction is taken as positive and the current flowing away from the junction is taken as negative, then this law states that the algebraic sum of all currents at a junction is zero.

KIRCHOFF'S VOLTAGE LAW:

The sum of the potential rises around any closed path in a circuit is equal to the sum of potential drops in it. In other words, the algebraic sum of the potential difference in a closed path is considered to be zero.

OHM'S LAW:

At constant temperature, the current flowing through the conductor is directly proportional to the potential difference applied across its ends.

= **I** *R

PROBLEM:

Verify Kirchoff's current law at Junction A and voltage law in loop1 for the circuit shown in Figure.1

From the circuit, the loop equations are

For Loop1

 $10 = 100I_1 + 470(I_1 - I_2) + 200I_1$

For Loop2

 $5 = 470(I_2 - I_1) + 200I_2 + 100I_2$

Simplifying the equations, we get

 $\begin{array}{l} 10 = 770I_1 - 470I_2 \\ 5 = -470I_1 + 770I_2 \end{array}$

Writing the above equations in the form of a matrix, we get

$$\begin{pmatrix} 770 & -470 \\ -470 & 770 \end{pmatrix} \begin{pmatrix} \mathbf{I}_1 \\ \mathbf{I}_2 \end{pmatrix} = \begin{pmatrix} 10 \\ 5 \end{pmatrix}$$

By applying crammer's rule

$$I_{1} = \frac{\Delta_{1}}{\Delta}; I_{2} = \frac{\Delta_{2}}{\Delta}$$

$$\Delta = \begin{vmatrix} 770 & -470 \\ -470 & 770 \end{vmatrix} = 372000$$

$$\Delta_{1} = \begin{vmatrix} 10 & -470 \\ 5 & 770 \end{vmatrix} = 10050 \qquad \Delta_{2} = \begin{vmatrix} 770 & 10 \\ -470 & 5 \end{vmatrix} = 8550$$

Now, $I_1 = 27.02 \text{mA}$; $I_2 = 22.98 \text{mA}$

Here I_1 and I_2 are the loop currents. From these, the branch currents I_3 , I_4 and I_5 are found as follows:

$$I_3 = I_1 = 27.02 \text{ mA}$$

 $I_4 = I_2 = 22.98 \text{ mA}$
 $I_5 = I_1 - I_2 = 4.04 \text{ mA}$

Here at node 'A', the current I_3 is the entering and $I_4 \& I_5$ are leaving.

$$I_3 = I_4 + I_5$$

27.02 mA = 22.98 mA + 4.04 mA

Hence KCL is proved theoretically.

KIRCHOFF'S VOLTAGE LAW:

The sum of the potential rises around any closed path in a circuit is equal to the sum of potential drops in it. In other words, the algebraic sum of the potential difference in a closed path is considered to be zero.

From Figure.3, we measure the drop across the resistor R_1 i.e V_1

$$V_1 = I_1 * R_1$$

 $V_1 = 27.02 * 10^{-3} * 100\Omega$
 $V_1 = 2.702$ volts

TABLE.3 VERIFICATION OF OHM'S LAW:

Theoretical value of V ₁ (V)	Experimental value of V ₁ (V)
2.702	04.3

PROCEDURE:

- 1. To verify Kirchoff's current law, make connections as shown in Figure.2.
- 2. Switch on the power supply, note down the ammeter readings and enter in the Table.1
- 3. Check whether the algebraic sum of currents is zero.
- 4. To verify Kirchoff's voltage law, make connections as shown in Figure.3.
- 5. Switch on the power supply, note down the voltmeter readings and enter in the
- 6. Check whether the algebraic sum of voltages is zero.
- 7. To verify ohm's law, make connections shown in Figure.3.
- 8. Switch on the power supply, note down V_1 and enter it in the Table.3
- 9. Compare the experimentally obtained V_1 with the theoretical V_1 .

RESULT:

Thus the given DC circuit was analyzed and various laws were verified experimentally.

SIMULATION OF SUPER POSITION THEOREM AND TELLEGEN'S THEOREM USING ELECTRONIC WORK BENCH SOFTWARE

AIM:

To simulate and analyze super position theorem and tellegen's theorem using Electronic Work Bench software.

(A) SUPER POSITION THEOREM

THEOREM:

The current through, or voltage across, an element in a linear bilateral network is equal to the algebraic sum of the currents or voltages produced independently by each source.

THEORITICAL DETERMINATION OF IL:

Figure 2 shows the given circuit considering the effect of E_1 (30V source) To determine the current through $R_L(1K)$ resistor i.e. I_{L1} when E_1 is present: The total resistance of the network as seen by the source

 $R_{T1} = R_1 + (R2 \parallel RL) = 539.72 \Omega$

The total current drawn by the network from the source

 $I_{T1} = E_1/R_{T1} = 55mA.$

Applying current divider rule,

$$I_2 = [R_2/(R_2 + R_L)] I_{T1} = 17.58 mA = I_{L1}$$

Figure 3 shows the given circuit considering the effect of E_2 (10 V) source.

To determine the current through $R_L(1K)$ resistor i.e. I_{L2} when E_2 is present:

The total resistance of the network as seen by the source

 $R_{T2} = R_2 + (R_1 \parallel RL) = 650\Omega$

The total current drawn by the network from the source

$$I_{T2} = E_2/R_{T2} = 15.3$$
mA.

Applying current divider rule,

$$I_2 = [R_1/(R_1 + R_L)]$$
 $I_{T2} = 2.75mA = I_{L2}$

Total current through R_L,

 $I_L = I_{L1} + I_{L2}$ (Since I_{L1} and I_{L2} flow in the same direction)

= 20.33mA.

(B) VERIFICATION OF TELLEGEN'S THEOREM

THEOREM:

For a given electrical network satisfying the Kirchhoff's law, the sum of the products of element current and the element voltage is zero.

TABULATION:

Element	Voltage	(volts)	Curren	nt(A)	$\mathbf{P} = \mathbf{V}\mathbf{I} (\mathbf{v})$	watts)		
	Theoretical	Practical	Theoretical	Practical	Theoretical	Practical		
220Ω Resistor	12.1		0.0550		0.6655			
1kΩ Resistor	17.57		0.0175		0. 3075			
470Ω Resistor	17.57		0.0374		0.6571	-		
Source	30V							

RESULT:

The superposition theorem and Tellegen's theorem is studied and verified using EWB software.

SIMULATION OF SIMPLE ELECTRONIC CIRCUITS USING ELECTRONIC WORK BENCH SOFTWARE

AIM:

To simulate and analyze various simple operational amplifier based electronic circuits using work bench software.

THEORY:

An operational amplifier is a high gain direct coupled amplifier. The voltage gain can be controlled by externally providing the feedback. The operational amplifier can be used to perform a large number of mathematical operations by this passive feedback. It has two inputs and one output. The inputs are non - inverting and inverting terminals marked with ' + ' and ' - ' sign respectively.

Inverting Amplifier:

In this configuration the input signal is applied to the inverting terminal of the opamp and the non - inverting terminal is connected to ground.

Print to PDF without this message by purchasing novaPDF (http://www.novapdf.com/)

The output voltage of the differential amplifier can be given as

$V_{out} =$	$\left\lfloor -\left(\frac{\mathbf{R}_{\mathrm{f}}}{\mathbf{R}_{\mathrm{1}}}\right)\mathbf{V}_{\mathrm{1}} + \right\rfloor$	$\left(\frac{\mathbf{R}_{f}}{\mathbf{R}_{1}}\right)\mathbf{V}_{2}$
-------------	---	--

If $R_{f1} = R_{f2} = 1K\Omega$ and $R_1 = R_2 = 1K\Omega$

1KΩ \///

Then
$$V_{out} = \left[-\left(\frac{1K\Omega}{1K\Omega}\right)V_1 + \left(\frac{1K\Omega}{1K\Omega}\right)V_2 \right] = -(V_1) + V_2$$

1KΩ

741

15v _|ı|ı

V_{out}

TABULAR COLUMN:

	V ₁ (volts)	V ₂ (volts)	V _{out} (volts)	Practical values (v)
A		2	1	
	2	1	-1	
	2	-1	-3	

Comparator:

It is an open loop mode configuration of op-amp. Comparator compares the signal between the two terminals and produces positive or negative saturation.

 $\begin{array}{ll} Vout = +15V & \text{if } V_1 > V_2 \\ Vout = -15V & \text{if } V_2 > V_1 \end{array}$

IMPLEMENTATION OF DIGITAL TO ANALOG CONVERTER USING MILLMAN'S THEOREM

AIM:

To design a 3-bit D/A converter using resistive divider network and verify practically.

COMPONENTS REQUIRED:

Digital Multimeter, Power Supply unit

THEORY:

Digital to Analog converters are used to convert digital input into analog output. Figure.1 shows the block diagram of 3-bit D/A converter. It has three input lines (D_2 , D_1 and D_0) and one output line for the analog signal. The three input lines can assume eight ($2^3 = 8$) input combinations from 000 to 111(000, 001, 010, 011, 100, 101, 110, 111). D_2 is the most significant bit (MSB) and D_0 is the least significant bit (LSB).

Figure.1 Block Diagram of 3-bit D/A Converter

A resistive divider network performs the D/A function as shown in Figure.2. Resistors R_0 , R_1 and R_2 form the divider network. Choose R_0 , R_1 and R_2 should be such that

$$R_1 = \frac{R_0}{2}, \quad R_2 = \frac{R_0}{4}$$

The load resistor R_L should be large enough so that it does not load the divider network.

For the resistive divider network shown in Figure.3, applying Millman's theorem

Analog Voltage V_A =
$$\frac{\frac{V_0}{R_0} + \frac{V_1}{R_1} + \frac{V_2}{R_2}}{\frac{1}{R_0} + \frac{1}{R_1} + \frac{1}{R_2}}$$

$$= \frac{\frac{V_0}{R_0} + \frac{V_1}{(R_0/2)} + \frac{V_2}{(R_0/4)}}{\frac{1}{R_0} + \frac{1}{(R_0/2)} + \frac{1}{(R_0/4)}}$$
$$= \frac{V_0 + 2V_1 + 4V_2}{1 + 2 + 4}$$

Rearranging, we get

Ana log Voltage
$$V_A = \frac{4V_2 + 2V_1 + V_0}{7}$$

For example, let logic 0 = 0V, logic 1 = 5

For digital input 101

Ana log Voltage
$$V_A = \frac{4(5) + 2(0) + 1(5)}{7} = \frac{25}{7} = 3.571$$
 volts

MODIFIED MILLMAN'S THEOREM:

The analog voltage V_A can also be determined for any of the digital input data by using the modified form of Millman's theorem given as

$$V_{A} = \frac{V_{0}2^{0} + V_{1}2^{1} + V_{2}2^{2} + \dots + V_{n-1}2^{n-1}}{2^{n-1}}$$

Where V_0 , V_1 , V_2 ... V_{n-1} is the digital input voltage levels and n is the number of input bits. For the 3-bit network

$$V_{A} = \frac{V_{0}2^{0} + V_{1}2^{1} + V_{2}2^{2}}{2^{3-1}}$$

$$V_{A} = \frac{V_{2}2^{2} + V_{1}2^{1} + V_{0}2^{0}}{2^{3-1}}$$

PREDETERMINATION OF ANALOG VOLTAGES:

For digital input 000

$$V_{A} = \frac{(0)2^{2} + (0)2^{1} + (0)2^{0}}{2^{3-1}} = \frac{0}{7} = 0$$
 volts

For digital input 001

$$V_A = \frac{(0)2^2 + (0)2^1 + (5)2^0}{2^{3-1}} = \frac{5}{7} = 0.714$$
 volts

For digital input 111

$$V_{A} = \frac{(5)2^{2} + (5)2^{1} + (5)2^{0}}{2^{3-1}} = \frac{35}{7} = 5$$
 volt

TABULAR COLUMN:

		,					
]	Digital Input		Analog Output				
V ₂	V.	Vo	Predetermined	Observed			
• 2	• 1	• 0	output (volts)	output (volts)			
0	0		0				
0	0 🍝	ð	0.714				
0	1	0	1.428				
0		1	2.142				
1	0	0	2.857				
1	0 🗡	1	3.571				
1	1	0	4.285				
1	1	1	5.000				

Result:

Thus a 3-bit D/A converter have been designed and its analog voltage is verified for different digital input combinations.

MULTIPLEXER AND DEMULTIPLEXER

AIM:

To verify the truth table of digital multiplexer using IC 74150 and digital demultiplexer using IC 74154.

COMPENENTS REQUIRED:

5V power supply unit, Digital multiplexer(IC 74150), Digital demultiplexer(IC 74154) and Digital multimeter.

A) MULTIPLEXER

THEORY:

Multiplexer means many into one. Multiplexer is a circuit with many inputs but only one output. The general block diagram of multiplexer is shown in Figure.2 by applying suitable control signal we can steer any input to the output. The circuit has "n" input signals ,"m" control signals and 1 output signal. The input bits are labeled as D_0 to D_{15} control signals as A,B,C,D & output bit as Y.

The IC 74150 is a 16 to 1 multiplexer with the pin diagram as shown in Figure.1 The expression for multiplexer output is given as $Y = D_n$

Where n is the decimal equivalent of ABCD. A low state enables the multiplexer and output is equal to the complement of the input data bit.

A high strobe disables the multiplexer and forces the output into the high state.

PROCEDURE:

Form the truth table as in Table.1
 Apply the input and control signals as in Table.1
 Verify the output using voltmeter.

																						>	
Table 1 -	Table 1 - Truth Table of Multiplexer [IC 74150]																						
	A	В	С	D	STROBE	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	Y	o/p (v)
	Х	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	X	Х	1	
	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	×χ	Х	1	
	0	0	0	0	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	×	Х	Х	0	
	0	0	0	1	0	Х	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	X	Х	Х	Х	1	
	0	0	0	1	0	Х	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	X	Х	Х	Х	0	
	0	0	1	0	0	Х	Х	0	Х	Х	Х	Х	Х	Х	Х	X	NΥ	ΣХ	Х	Х	Х	1	
	0	0	1	0	0	Х	Х	1	Х	Х	Х	Х	Х	Х	X	X	X	Х	Х	Х	Х	0	
	0	0	1	1	0	Х	Х	Х	0	Х	Х	Х	Х	Х		<u>> X ∖</u>	X	Х	Х	Х	Х	1	
	0	0	1	1	0	Х	Х	Х	1	Х	Х	Х	Х	Х	X	X	Х	Х	Х	Х	Х	0	
	0	1	0	0	0	X	Х	X	Х	0	Х	X	X	Х	X	∭Х	Х	Х	Х	Х	Х	1	
	0	1	0	0	0	X	X	X	X	1	X	X	X	X	X	X	X	X	X	X	X	0	
	0	1	0	1	0	<u>X</u>	X	X	X	X	0	X		X	X	X	X	X	X	X	X	1	
	0	1	0	1	0	X	X	X	X	X	1 V	X	X	X	X	X	X	X	X	X	X	0	
	0	1	1	0	0	X 	X	X	X	X	X	0	X	<i>▼</i> X ∨	X	X	X	X	X	X	X		
	0	1	1	0	0	X 	X	X	X	X	X			X	X	X	X	X	X	X	X	1	
	0	1	1	1	0		∧ ∨	∧ ∨		∧ ∨				A V				∧ ∨			A V	0	
	1	0	0	0	0	×	X	X	X	X «V				X 0	X V	X V	X V	X	X	X	X	1	
	1	0	0	0	0	 	∧ ∨	∧ ∨	∧ ∨	\wedge	× v		∧ ∨	1	∧ ∨	∧ ∨	∧ ∨	∧ ∨			∧ V	0	
	1	0	0	0	0	 	^ V	^ V	^ 			^ V	^ V	I V	^	^ V	^ V	^ V	A V	A V	A V	1	<u> </u>
	1	0	0	1	0	×	X	X	X		X	X	X	X	1	X	X	X	X	X	X	0	
	1	0	1	0	0	X	X	X	X	X	X	X	X	X	X	0	X	X	X	X	X	1	<u> </u>
	1	0	1	0	0	X	X	X	X	X	X	X	X	X	X	1	X	X	X	X	X	0	
	1	0	1	1	0	X			X	X	X	X	X	X	X	X	0	X	X	X	X	1	
	1	0	1	1	0	X 💊	X	$\left(\mathbf{x} \right)$	X	X	X	X	X	X	X	X	1	X	X	X	X	0	+
	1	1	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	0	X	X	X	1	<u> </u>
	1	1	0	0	0 /	X	X	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	1	Х	Х	Х	0	<u> </u>
	1	1	0	1	0 🔨	X	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	Х	Х	1	1
	1	1	0	1	0	X	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	1	Х	Х	0	1
	1	1	1	0	0	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	Х	1	
	1	1	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	1	Х	0	
	1	1	1	1		Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	1	
	1	1	1	1	Ő	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	1	0	
	_						·		·	•		47						•	·				

B) DEMULTIPLEXER

THEORY :

Demultiplexing means one to many. Demultiplexer is a logic circuit with one input and many outputs. By applying control signal we can steer the input signal to one of the output lines. The general block diagram of the demultiplexer is shown in Figure .4

74154 is a 4 to 16 decoder which provides decoding of four bit binary coded input into one of mutually exclusive outputs when both the strobe inputs E1 & E2 are in the zero state. Each of the strobe input can be used as data input to perform the demultiplexer function by using the 4 input lines to address the output line and having the other strobe input zero. When either of the strobe signal is high all outputs are high.

PROCEDURE:

- 1. Form the truth table as in Table.2.
- 2. Apply the input and control signals as in Table.2
- 3. Verify the output using voltmeter.

 Table 2 Truth Table of Demultiplexer [IC 74154]

STROBE	DATA	D	С	B	Α	O ₀	O 1	0,	03	O4	05	06	07	O 8	O ₉	O 10	O ₁₁	012	013	O ₁₄	O 15
0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	0	1	1	0	1	1	1	1	1	1	1		1	71	1	1	1	1
0	0	0	0	1	0	1	1	0	1	1	1	1	1	1	1		1	1	1	1	1
0	0	0	0	1	1	1	1	1	0	1	1	1	1		$\overline{1}$	1	1	1	1	1	1
0	0	0	1	0	0	1	1	1	1	0	1	1	1	1	Y	1	1	1	1	1	1
0	0	0	1	0	1	1	1	1	1	1	0		1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
0	0	0	1	1	1	1	1	1	1	1		1	0	1	1	1	1	1	1	1	1
0	0	1	0	0	0	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1
0	0	1	0	0	1	1	1	1	1	1		_1	1	1	0	1	1	1	1	1	1
0	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1
0	0	1	0	1	1	1	1	1	1	V	1	1	1	1	1	1	0	1	1	1	1
0	0	1	1	0	0	1	1	1		1	1	1	1	1	1	1	1	0	1	1	1
0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1
0	0	1	1	1	0	1	1	1 M	1	1	1	1	1	1	1	1	1	1	1	0	1
0	0	1	1	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
0	1	Х	Х	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	Х	Х	X	X		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Pra	Practical Values from voltmeter																				
Logic 1																					
										49											

Print to PDF without this message by purchasing novaPDF (<u>http://www.novapdf.com/</u>)

VERIFICATION OF LOGIC GATES USING INTEGRATED CHIPS

AIM:

To construct the basic gates AND, OR, NOT, NAND, EX-OR and NOR and verify their truth table.

1 No 1 No 1 No 1 No 1 No 1 No

APPARATUS REQUIRED:

IC7400 -	NAND	Gate	-
IC7402 -	NOR	Gate	-
IC7404 -	NOT	Gate	-
IC7408 -	AND	Gate	-
IC7432 -	OR	Gate	-
IC7486 -	EX-OR	C Gate	-

PROCEDURE:

(i) AND GATE

The expression for two input AND gate is A.B. Connect pin 14 to +5V DC and pin 7 to GND. Use +5V for logic 1 and 0V for logic 0. Verify the output for various combinations of the input, with the truth table of the AND gate given in Table.1. The pin detail of IC7408 is shown in Figure.1.

(0 - 10V) m.c

14

7408

3

Figure.1 Practical Circuit for verification of AND Gate

1

2

EXP NO: DATE: IMPLEMENTATION OF HALF ADDER AND HALF SUBTRACTOR USING LOGIC GATES

AIM:

To construct and verify the operation of the half adder and half subtractor circuits using suitable logic gates.

COMPONENTS REQUIRED:

IC 7486 - (Ex-Or gate) -1 NO. IC 7408 - (AND gate) -1 NO. IC 7432 - (OR gate) -1 NO. IC 7404 - (NOT gate) -1 NO. Voltmeter (0-10v)

THEORY:

The most basic arithmetic operation is the addition of two binary digits. This simple addition consists of four possible elementary operations: 0 + 0 = 0, 0 + 1 = 1, 1 + 0 = 1 and 1 + 1 = 10. The first three operations produce a sum of one digit, but the last operation produce the binary sum of two digits. The higher significant bit of the result is called as carry. A combinational circuit that performs addition of two bits is called a Half Adder and the circuit that performs subtraction of two bits is called a Half Subtractor.

(A)HALF ADDER

This circuit needs two binary input and two binary outputs. The input variables designate the augend and addend bits and output variables produce the sum and the carry. We assign symbols A and B to the inputs and Sum and Carry to the outputs. The Carry output is 0 unless both the inputs are 1. The Sum output represents the least significant bit of the sum. The truth table is shown in Table.1

BINARY	INPUTS	BINARY OUTPUTS						
Α	В	SUM	CARRY					
0	0	0	0					
0	1	1	0					
1	0	1	0					
1	1	0	1					

Table.1. Truth table for Half Adder operation

(B) HALF SUBTRACTER

This circuit needs two binary input and two binary outputs. The input variables denoted by A and B and the output variables are D(difference) and B(borrow). The truth table is shown in Table.2

Print to PDF without this message by purchasing novaPDF (<u>http://www.novapdf.com/</u>)

PROCEDURE:

(A)HALF ADDER

- 1. Using logic expression given in the equation, build the circuit for a half adder using suitable gates as shown in Figure.1.
- 2. Verify the half adder operation for various input combinations and tabulate the voltmeter reading in Table.3.

Table.3. Tabular column to verify Half Adder Circuit

Binary Inputs		Binary	y Outputs	Practical v	value (volts)	
Α	В	SUM	CARRY	SUM	CARRY	4
0	0	0	0			
0	1	1	0			J
1	0	1	0			
1	1	0	1			

logic 0 = 0V, logic 1 = 5V

(B) HALF SUBTRACTOR

- 1. Using logic expression given in the equation, build the circuit for a half subtractor using suitable gates as shown in Figure 2.
- 2. Verify the half subtractor operation for various input combinations and tabulate the voltmeter reading in Table.4

Table.4. Tabular column to verify Half Subtractor Circ	cuit
--	------

Binary i	nputs	Binary outputs		Practical values (volts)		
A	B	Difference	Borrow	Difference	Borrow	
0	0	0	0			
0	1	1	1			
	0	1	0			
1	1	0	0			

Table.4. Tabular column to verify Full Adder Circuit logic 0 = 0V, logic 1 = 5V

RESULT

Thus the half adder and half subtractor circuits were verified experimentally.

SIMPLIFICATION OF LOGIC EXPRESSIONS USING KARNAUGH MAP TECHNIQUES

AIM:

To realize the given logic functions using suitable gates.

 $F1 = \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{B} \overline{C} \overline{D} +$

 $d = \overline{A} \,\overline{B} \,\overline{C} \,\overline{D} + \overline{A} \,B \,C \,\overline{D}$

 $F3 = (\overline{A} \ \overline{B} \ \overline{C} \ D + \overline{A} \ \overline{B} \ \overline{C} \ \overline{D} + \overline{A} \ \overline{B} \ \overline{C} \ D + \overline{A} \ \overline{B} \ \overline{C} \ \overline{D} \$

COMPONENTS REQUIRED:

IC 7486-XOR gate, IC 7408-AND gate, Regulated power supply and 0-10V range voltmeter.

SOLUTION:

Function F1

TABULAR COLUMN:

В	D	$B \oplus D$	Practical Value of F1 in volts
0	0	0	
0	1	1	
1	0	1	
1	1	0	

Function F2

$F2 = \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{B} \overline{C} D$	D + A B C D
with don't cares	
$d = \overline{A} \overline{B} \overline{C} \overline{D} + \overline{A} B C \overline{D}$	Q1
$F2 = \sum m(2,4,9,11,13,15) d = \sum m(0,6)$	

Function F2 has sum of minterms and don't cares with four variables. Using Karnaugh map it is mapped and grouping all the ones with possible don't cares, there are two quad groups as shown in Figure.5

	Α	В	С	$F3 = A(B \oplus C)$	Practical Value of F3 in volts		\langle
	0	0	0	0			\rightarrow
	0	0	1	0		<u>《</u> 入 []	\mathcal{V}
	0	1	0	0			,
	0	1	1	0			
	1	0	0	0			
	1	0	1	1			
	1	1	0	1		-	
	1	1	1	0	QA, Y		
RESULT: Th	us logic functio	ons are simplific	ed and impleme	ented using suitable	logic gates.		
			67				